World Library  
Flag as Inappropriate
Email this Article

NVM Express

Article Id: WHEBN0031093533
Reproduction Date:

Title: NVM Express  
Author: World Heritage Encyclopedia
Language: English
Subject: M.2, SATA Express, SandForce, Flash memory, Solid-state drive
Publisher: World Heritage Encyclopedia

NVM Express

Non-Volatile Memory Host Controller Interface Working Group
Abbreviation NVMe
Formation 2011
Website .org.nvmexpresswww

NVM Express, NVMe, or Non-Volatile Memory Host Controller Interface Specification (NVMHCI), is a specification for accessing solid-state drives (SSDs) attached through the PCI Express (PCIe) bus. "NVM" stands as an acronym for non-volatile memory, which is used in SSDs. As a logical device interface, NVM Express has been designed from the ground up, capitalizing on the low latency and parallelism of PCI Express SSDs, and fulfilling the parallelism of contemporary CPUs, platforms and applications. By allowing parallelism levels offered by SSDs to be fully utilized by host's hardware and software, NVM Express brings various performance improvements.

NVM Express SSDs exist both in form of standard-sized PCI Express expansion cards[1] and as SATA Express storage devices. M.2 specification for internally mounted computer expansion cards also supports NVM Express as the logical device interface.[2][3]


Historically, most SSDs used buses such as SATA, SAS or Fibre Channel for interfacing with the rest of a computer system. Since the SSDs became available in mass markets, SATA has been the most typical way for connecting SSDs in personal computers; however, SATA was designed for mechanical hard disk drives, and has become increasingly inadequate as SSDs have improved.[4] For example, unlike hard disk drives, some SSDs are limited by the maximum throughput of SATA.

High-end SSDs have been made using the PCI Express bus before, but using non-standard specification interfaces. By standardizing the interface of SSDs, operating systems only need one driver to work with all SSDs adhering to the specification. It also means that each SSD manufacturer does not have to use additional resources to design specific interface drivers. This is similar to how USB mass storage devices are built to follow the USB mass storage device class specification and work with all computers, with no per-device drivers needed.[5]


The first details of a new standard for accessing non-volatile memory emerged at the Intel Developer Forum 2007, when NVMHCI was shown as the host-side protocol of a proposed architectural design that had ONFI on the memory (flash) chips side.[6] A NVMHCI working group led by Intel was formed that year. The NVMHCI 1.0 specification was completed in April 2008 and released on Intel's web site.[7][8][9]

Technical work on NVMe began in the second half of 2009.[10] The NVMe specifications were developed by the NVM Express Workgroup, which consists of more than 90 companies; Amber Huffman of Intel was the working group's chair. Version 1.0 of the specification was released on 1 March 2011,[11] while version 1.1 of the specification was released on 11 October 2012.[12] Major features added in version 1.1 are multi-path I/O (with namespace sharing) and arbitrary-length scatter-gather I/O. It is expected that future revisions will significantly enhance namespace management.[10] Because of its feature focus, NVMe 1.1 was initially called "Enterprise NVMHCI".[13] An update for the base NVMe specification, called version 1.0e, was released in January 2013.[14]In June 2011, a Promoter Group led by seven companies was formed.

The first commercially available NVMe chipsets were released by Integrated Device Technology (89HF16P04AG3 and 89HF32P08AG3) in August 2012.[15][16] The first NVMe drive, Samsung's XS1715 enterprise drive, was announced in July 2013; according to Samsung, this drive supported 3 GB/s read speeds, six times faster than their previous enterprise offerings.[17] The LSI SandForce SF3700 controller family, released in November 2013, also supports NVMe.[18] Sample engineering boards with the PCI Express 2.0 ×4 model of this controller found 1,800 MB/sec read/write sequential speeds and 150K/80K random IOPS.[19] A Kingston HyperX "prosumer" product using this controller was showcased at the Consumer Electronics Show 2014 and promised similar performance.[20][21] In June 2014, Intel announced their first NVM Express products, the Intel SSD data center family that interfaces with the host through PCI Express bus, which includes the DC P3700 series, the DC P3600 series, and the DC P3500 series.[22] As of November 2014, NVMe drives are commercially available.

In March 2014, the group incorporated to become NVM Express, Inc., which as of November 2014 consists of more than 65 companies from across the industry. NVM Express was formed as an industry association to define a new storage interface protocol, NVM Express, to enable the full performance potential provided by the storage technology based on non-volatile memory. NVM Express specifications are owned and maintained by NVM Express, Inc., which also promotes industry awareness of NVM Express as an industry-wide standard. The NVM Express, Inc. is directed by a thirteen-member board of directors selected by the promoter group, which includes Avago Technologies, Cisco, Dell, EMC, HGST, Intel, Micron, NetApp, Oracle, PMC, Samsung, SanDisk and Seagate.

Comparison with AHCI

While Advanced Host Controller Interface (AHCI) interface has the benefit of legacy software compatibility, it does not deliver optimal performance when an SSD is connected via PCI Express bus. This is because AHCI was developed back at the time when the purpose of a host bus adapter (HBA) in a system was to connect the CPU/memory subsystem with a much slower storage subsystem based on rotating magnetic media. Such an interface has some inherent inefficiencies when applied to SSD devices, which behave much more like DRAM than like spinning media.[2]

NVMe has been designed from the ground up, capitalizing on the low latency and parallelism of PCI Express SSDs, and fulfilling the parallelism of contemporary CPUs, platforms and applications. At a high level, the basic advantages of NVMe over AHCI relate to its ability to exploit parallelism in host hardware and software, manifested by differences in depth of command queues, interrupts processing, the number of uncacheable register accesses etc., resulting in various performance improvements.[2][23]:p. 17–18

The table below summarizes high-level differences between the basic NVMe and AHCI device interfaces.

High-level comparison of AHCI and NVMe[2]
Maximum queue depth 1 command queue;
32 commands per queue
65536 queues;
65536 commands per queue
Uncacheable register accesses
(2000 cycles each)
6 per non-queued command;
9 per queued command
2 per command
and interrupt steering
single interrupt;
no steering
2048 MSI-X interrupts
and multiple threads
requires synchronization lock
to issue a command
no locking
for 4 KB commands
command parameters require
two serialized host DRAM fetches
gets command parameters
in one 64 Bytes fetch

Operating system support

The "NVMe Windows Working Group" is an initiative from the OpenFabrics Alliance to maintain software for Microsoft Windows to use PCI Express solid state devices. The baseline Windows driver contributed to the open-source initiative was developed by several promoter companies in the NVMe workgroup, specifically IDT, Intel, and LSI.[24]
Microsoft added native support for NVMe to Windows 8.1 and Windows Server 2012 R2.[23][25] Native driver for Windows 7 and Windows Server 2008 R2 has been added in updates.[26]
Intel published an NVM Express driver for Linux.[27][28][29] It was merged into the Linux kernel mainline on 19 March 2012, with the release of version 3.3 of the Linux kernel.[30]
A scalable block layer for high-performance SSD storage, developed primarily by Fusion-io engineers, was merged into the Linux kernel mainline in kernel version 3.13, released on 19 January 2014. This leverages the performance offered by SSDs and NVM Express, by allowing much higher I/O submission rates. With this new design of the Linux kernel block layer, internal queues are split into two levels (per-CPU and hardware-submission queues), thus removing bottlenecks and allowing much higher levels of I/O parallelization. With the release of Linux kernel version 3.13, only the virtioblk driver has been modified to actually use this new interface; other drivers will be ported in the following releases.[31][32][33]
The Intel NVM Express driver was imported to FreeBSD's head and stable/9 branches.[34][35]
NVMe is supported by QEMU since version 1.6 released on August 15, 2013.[36]
Solaris received support for NVMe in Oracle Solaris 11.2.[37]
An open source NVMe driver for [38]
Development work required to support NVMe in OpenBSD has been started in April 2014 by a senior developer formerly responsible for USB 2.0 and AHCI support.[39]


  1. ^ Drew Riley (2014-08-13). "Intel SSD DC P3700 800GB and 1.6TB Review: The Future of Storage". Retrieved 2014-11-21. 
  2. ^ a b c d Dave Landsman. "AHCI and NVMe as Interfaces for SATA Express™ Devices - Overview" (PDF). SanDisk. Retrieved 2013-10-02. 
  3. ^ Paul Wassenberg (2013-06-25). "SATA Express: PCIe Client Storage" (PDF).  
  4. ^ Walker, Don H. "A Comparison of NVMe and AHCI". 31 July 2012. The Serial ATA International Organization. Retrieved 3 July 2013. 
  5. ^ "NVM Express Explained". 
  6. ^ "Speeding up Flash... in a flash". The Inquirer. 2007-10-13. Retrieved 2014-01-11. 
  7. ^
  8. ^ "Flash new standard tips up". The Inquirer. 2008-04-16. Retrieved 2014-01-11. 
  9. ^
  10. ^ a b
  11. ^ "New Promoter Group Formed to Advance NVM Express". Press release. June 1, 2011. Retrieved September 18, 2013. 
  12. ^ Amber Huffman editor (October 11, 2012). "NVM Express Revision 1.1". Specification. Retrieved September 18, 2013. 
  13. ^ David A. Deming (2013-06-08). "PCIe-based Storage" (PDF). Retrieved 2014-01-12. 
  14. ^ Amber Huffman editor (January 23, 2013). "NVM Express Revision 1.0e". Specification. Retrieved September 18, 2013. 
  15. ^ "IDT releases two NVMe PCI-Express SSD controllers". The Inquirer. 2012-08-21. Retrieved 2014-01-11. 
  16. ^ "IDT Shows Off The First NVMe PCIe SSD Processor and Reference Design - FMS 2012 Update". The SSD Review. 2012-08-24. Retrieved 2014-01-11. 
  17. ^ "Samsung Announces Industry’s First 2.5-inch NVMe SSD | - Storage Reviews". 2013-07-18. Retrieved 2014-01-11. 
  18. ^ "LSI SF3700 SandForce Flash Controller Line Unveiled | - Storage Reviews". 2013-11-18. Retrieved 2014-01-11. 
  19. ^ LSI Introduces Blazing Fast SF3700 Series SSD Controller, Supports Both PCIe and SATA 6Gbps
  20. ^ Kingston Unveils First PCIe SSD: 1800 MB/s Read Speeds
  21. ^ Kingston HyperX Predator PCI Express SSD Unveiled With LSI SandForce SF3700 PCIe Flash Controller
  22. ^ [1]
  23. ^ a b Andy Herron (2013). "Advancements in Storage and File Systems in Windows 8.1" (PDF). Retrieved 2014-01-11. 
  24. ^ "Windows NVM Express". Project web site. Retrieved September 18, 2013. 
  25. ^ "Windows 8.1 to support hybrid disks and adds native NVMe driver". 2013-09-06. Retrieved 2014-01-11. 
  26. ^ "Update to support NVM Express by using native drivers in Windows 7 or Windows Server 2008 R2". Microsoft. 2014-11-13. Retrieved 2014-11-17. 
  27. ^ Matthew Wilcox (2011-03-03). "NVM Express driver".  
  28. ^ Keith Busch (2013-08-12). "Linux NVMe Driver" (PDF). Retrieved 2013-11-05. 
  29. ^ "Hands-on Lab: Compiling the NVM Express Linux Open Source Driver and SSD Linux Benchmarks and Optimizations" (PDF). IDF13. 2013. Retrieved 2014-01-11. 
  30. ^ "Merge git://". 2012-01-18. Retrieved 2013-11-05. 
  31. ^ "1.1 A scalable block layer for high-performance SSD storage". Linux 3.13. 2014-01-19. Retrieved 2014-01-25. 
  32. ^ Jonathan Corbet (2013-06-05). "The multiqueue block layer".  
  33. ^ Matias Bjørling; Jens Axboe; David Nellans; Philippe Bonnet (2013). "Linux Block IO: Introducing Multi-queue SSD Access on Multi-core Systems" (PDF). ACM. Retrieved 2014-01-25. 
  34. ^ "Log of /head/sys/dev/nvme". FreeBSD source tree. The FreeBSD Project. Retrieved 16 October 2012. 
  35. ^ "Log of /stable/9/sys/dev/nvme". FreeBSD source tree. The FreeBSD Project. Retrieved 3 July 2013. 
  36. ^ ChangeLog/1.6 - QEMU
  37. ^ "nvme(7D)". Oracle. Retrieved 2014-12-02. 
  38. ^ "Download EDK II from". Retrieved 2014-01-11. 
  39. ^ David Gwynne (2014-04-16). "non volatile memory express controller (/sys/dev/ic/nvme.c)". BSD Cross Reference. Retrieved 2014-04-27. 

External links

  • NVM Express Official Website
  • LFCS: Preparing Linux for nonvolatile memory devices (
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.

Copyright © World Library Foundation. All rights reserved. eBooks from World Library are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.